System Level Integration: Multi-Core CPU or Multi-Chip ASIC Arrays

Using either Off-The-Top or Stairstep configured packages, designers may combine multiple ICs through high-speed copper interconnects capable of data transfer at native silicon speed. These designs will provide advantages for multi-core CPU servers, PCs and large logic arrays using FPGAs.